

# HPC MEM implementations at LLR

F. Beaudette, O. Davignon, G. Grasseau,  
L. Mastrolorenzo, P. Paganini, T. Strebler

Laboratoire Leprince-Ringuet  
CNRS/IN2P3, École Polytechnique




# Motivation

- LLR involved in ME Method:  
H $\tau\tau$ , VBF (Luca M.) then (Thomas S.)  
ttH( $\rightarrow\tau\tau$ ) (Thomas S.)
- MEM CPU time consuming  
Estimating computation  
resources for integrations (20k  
points, 5 dimensions):
  - Run 1 (2010-2012, 7-8 TeV):  
~200k ev  $\rightarrow$  **4100 days** (full  
computation: 30 mn/ev) on 1  
core
  - Run 2 (2015-2016, 13-14 TeV): **x 5**
- Challenge: great  
advantage for teams  
having an HPC  
implementation
- Re-usability: MC  
Integration widely used in  
HEP
- Hardware trends: use more  
and more large hardware  
vector arithmetics (Xeon  
Phi, GPGPU, AVX, SSE, ...)

LLR involved in HPC MEM based on new hardware

# Outline

- MEM-MPI implementation
- Accelerating MEM analysis with new “many-cores” architectures (OpenCL)
- Inside OpenCL-MEM architecture
- Performance tests
- Conclusion & perspectives



# HPC implementation

## MPI implementation for production


- Motivation & context
- Technical choices
- MPI-MEM architecture:  
MPI Dispatcher
- Performance: scalability
- Possible improvements

# MPI Implementation Context

- Luca and Thomas PhD
- Validate the numerical scheme (get rid of technical problems)
- Wrong way to design at first for **one** (two) accelerator(s) cards, need to **aggregate the computing power of several nodes**

→ **Deliver quickly an HPC implementation of MEM thanks to MPI**

$N$  MPI processes running on several nodes



**Message Passing Interface (MPI)**

→ // Model: distributed memory

→ Point to point communications

→ Standard used on Supercomputers

# MPI Implementation

## Technical choices

### Overview


- Context: “easily” extensible to “many-core” platforms
- MPI: deployment on a large number of nodes
- MadGraph: more flexible to tackle  $\neq$  channels (code generation)
- ROOT: I/O files, Lorentz algebra, histograms, LUT functions, ...
- LHAPDF: Parton Distribution Function 5.8.5 (6.x.x)

### MC Integration

- VEGAS widely used in CMS collaboration (compared with others: Markov Chain MC, ...)
- GSL implementation :
  - Reference & not a black box,
  - The algorithm need to be well-known to // on GPU
  - Adjust the different parameters (# box, ...), improve the adaptability of the grid
  - Easy to change the RNG.

**Choices made to facilitate “many-core” developments**

$\gamma^2 = f(|\tau_{\perp}|, \cos\theta_{\tau_{\perp}})$  in the collinear approximation



# MPI implementation

## MPI Dispatcher

### Master

MPI ID = 0

- Read the event from ROOT files
- Selects the event (Jet energy,  $\mu/e$ , ...)
- Integral Boundaries computation (filter)
- Keep the order and (integration features) of the considered event (OrderedMap)
- Sends the integration features on a slave
- Receives a result message
- Update the OrderedMap
- Write the event results (with the same reading order)

### Slave/Worker


MPI ID = N-1  
MPI ID = 3  
MPI ID = 2  
MPI ID = 1

- Listen to new event(s) to compute
- Compute all integrals weight  $h_0, \dots, h_k$  (VBF, DY)
- Returns the integration results
- sends a ready message (load balancing)

A worker requests new computations as soon as it is idle  
→ Expected **good load-balancing** (heterogeneous)

# MPI Implementation

## Benchmarks Platform: GridCL




### Each node

- 2 x Intel E5-2650: 2 GHz, 16 cores, with AVX (4 doubles), hyper-threading 32 cores
- 64 Gb memory

**Interconnection**  
switch InfiniBand


# MPI Implementation Performance (1)



- Workload : 3 ev. per MPI worker, 20k points
- Deployment: ~ 1-2 worker(2) / core
- **Inside** 1 node: 16 physical cores, 32 virtual cores
- Speed-up:  
$$g = t_p * N / t_{P=1}$$
with P : # of MPI workers

Hyper-threading leads to an efficiency loss !  
Not general rule ... depends on the application

# MPI Implementation Performance (2)



- Workload : 3 ev. Per MPI worker, 20k point
- Deployment: ~ 1 worker / core
- Several nodes (here 4 nodes)
- Good scaling

**Production code** (200 k events)

Run currently on 200-400 cores on MPI platform (< 2 days with a reduced numerical scheme)

Efficient parallelism: good scaling & extensibility

# MPI implementation Improvements

## Open Multi-Processing (OpenMP or OMP).


Standard widely used in HPC

- Share memory system (a node)
- Processing unit: a thread (MPI is a process)
- API with directives  
`#pragma omp parallel for`


## Possible improvements:

- hybrid MPI/OpenMP: 1 MPI process per node and 1 thread per core (→ be replaced by OCL)
- Optimization (not the priority)
- `//` inside the integration part for high-dimensional integrals ( $\sigma_{\text{tot}}$ )

### MPI/OMP hybrid model



MEM MPI is in production since the beginning of summer  
Provided the analysis results for L. Mastrolorenzo thesis



# HPC implementation

## Accelerating the MEM analysis: OpenCL

- Technological possibilities:  
hardware, programming standards
- OpenCL concepts:  
OCL Abstract model
- Case study: reduction
- Conclusion

# OpenCL

## Technological choice (1)

- OpenCL users: embedded systems (smart phones, pad, ...), large community
- HPC world : among the 10 most powerful supercomputers, 4 have accelerator cards (top500.org). Most of codes are developed with non standard programming paradigms (CUDA/kernels, OpenMP-like directives)
- OpenCL: not a big community in HPC world (CUDA) but more projects in HEP (GPU in HEP 2014, > 30 % talks with OCL, 2015 ~ 50% talks)

### Programming paradigms:

- CUDA/kernels: NVidia ( free)
- OpenACC/directives: NVidia (not free), CRAY (NVidia claims that is a standard ! )
- **OpenCL**: AMD (free), Intel (free ?/Beignet), NVidia (free 1.1)
- Intel suite : TBB, Cilk, MKL
- **OpenMP4**: announced 2 years ago, recent commercial products, not free, close to OpenACC, Intel, (not NVidia/PGI why ?)
- Remark: Intel OpenCL free ? Intel Media Server Studio > \$500 (provided with XeonPhi, beignet)

### Hardware trends for computing:

- GPU on CPU chips: Intel (OpenCL/Windows), AMD
- CPUs + FPGA: Intel (with OpenCL)
- Real many-core processors: Intel Phi KNL


Commercial competition ...  
OpenCL & OpenMP true  
standards

... OpenCL at technology hub

# OpenCL

## Technological choice (2)


### OpenCL Implementations




# OpenCL

## Technological choice (2)

### OpenCL Implementations



### Programming paradigm evolution for HPC



Vendor timelines are first implementation of each spec generation

Dec08  
OpenCL 1.0  
Specification

Jun10  
OpenCL 1.1  
Specification

Nov11  
OpenCL 1.2  
Specification

Nov13  
OpenCL 2.0  
Specification

Mar15  
OpenCL 2.1  
Specification


Choice made with D. Chamont

© Copyright Khronos Group 2015 - Page 8

# OpenCL

## Abstract Model (1)


Open **Computing** Language (OCL)



- Handle heterogeneous hardware
- Kernels (C99) → OCL devices
- Host/device dialogue (orders, data copies)
- Hybrid // model:
  - Shared memory model inside one device
  - Distributed memory model: host/device interactions, multi-devices programming

# OpenCL

## Abstract Model (2)





Work-items  
Private memory

Vectorization


Parallelization

OpenCL design to target vectorial & parallel hardware


Intel CPU E5-2650




Intel Xeon Phi KNL




Intel Xeon + FPGA



Nvidia Kepler K20




AMD FirePro S9150



# OpenCL

## Reduction case



... same in CUDA

# OpenCL Conclusion

- Kernel technologies (OpenCL, CUDA) are not simple
- Directive technologies (OpenACC, recent OpenMP) often lead to efficiency problems (→ code refactoring)
- C++ paradigms: vectors and Object Languages not friends → vector (arrays) low level, OOP at high level OK
- Rich CUDA environment (dbg, performance analyzer, libraries)  
Not the case for OCL but more and more libraries (ArrayFire, Linear Algebra, FFT, ...)
- CUDA cannot support heterogeneous hardware even CPUs (CUDA + **OpenMP** → ok)
- **OpenCL open standard widely used ← choice**
- Fall-back solution:
  - Easy to change OpenCL → CUDA kernels
  - Built an interface `openc1.hpp` which switches OpenCL calls to CUDA calls give access to CUDA tool suite for OpenCL code ... works well (clEvent to be integrated ...)

# HPC implementation

## MEM OpenCL

- MEM Engine description:  
VEGAS architecture in OCL
- Random Number Generator in OCL
- LHAPDF implementation in OCL
- MadGraph 5:  
OCL code generation
- How to distribute the work on several accelerator:  
DeviceDispatcher
- MEM Integration (ROOT, ...)
- Numerical validation  
Not trivial with different parallelism levels

# OCL VEGAS

## Context

Seems to be easy to // on GPUs but if we want an efficient implementation:

- Minimize the synchronization points (reductions)
- Keep the computation of the chi-square
- Take advantage all “many-core” accelerators available
- Take advantage all CPU-cores
- Hard to debug with OpenCL

... not so easy

# OCL VEGAS

## Brief Introduction

MC,  $M$  points  $\mathbf{x} \in V$


$$I \xrightarrow{M \rightarrow \infty} \frac{V}{M} \langle f(\mathbf{x}) \rangle_p \quad \text{with } p(x) \text{ probability density}$$

→ VEGAS algorithm, G.P. Lepage, J. Comput. Phys. 27 (1978) 192

- **Importance sampling**

$$p(\mathbf{x}) \propto |f(\mathbf{x})|$$

→ concentrate sampling to minimize  $\sigma^2$




- **Stratified sampling**

$$V = \bigcup V_i \text{ with } i = 1 \dots N$$

$$\sigma_i^2 = \sigma^2 / N$$

→ concentrate sampling for high  $\sigma^2$   
i.e.  $p(x) \propto |df(x)/dx|$



# OCL VEGAS

## Parallelism with OCL (1)

### Simplified numerical scheme

```
Loop (k<5) <Chisquare>
  Ik, σk2(I), p(x) ← 0
  W → Loop <boxes>
    Loop <points per boxes>
      x = rand()
      Ibox(x) = vol(x) * F(x)
      update Ik, σk2(I), p(x) Stop
    End Loop
  End Loop
  update I, σ2(I), χ2
  Adjust boxe sizes ← p(x)
End Loop
```

- Workload to distribute: <boxes> loop
- Reduction: memory synchronization of I<sub>k</sub>, σ<sub>k</sub><sup>2</sup>(I), p(x)
- External loop “<Chisquare>” troublesome
- Turned out to be not possible to avoid splitting:
  - Not possible to synchronize WorkGroups (CUDA)
  - No possibility to set the *Work Size* to the # *Computing Units*
  - No simultaneous Kernels with Nvidia OpenCL 1.1

Constrain to split the kernel !

# OCL VEGAS


## Parallelism with OCL (2)

Work group ID

Work item ID

Iteration k


Iteration k+1




# OCL Random Number Generator

## Parallelism context

Random sequence distributed among concurrent processes



Event 0  
Event 1  
Event 2



### RNG & parallelism (classical)


- To avoid correlation, shifts are performed ( $n_s, n_t$  iterations).
- With  $n_t = k \times N$ ,  $N$  number of processes
- Very large  $n_t \sim 10^4 \times 2d \times 10^2 \times N_{\text{integrals}}$

### Optimization:


- $n_t = 0$
- No correlation inside an event

# OCL Random Number Generator Implementation

RNG Sequence



Device 0 ..... Device N  
 Vegas # of boxes                      Vegas # of boxes




0 1 2 ... events

L: Working group size

k: # of RN per box

- Use the GSL library (rand48)
- Global memory allocation per device:  $N_{\text{vegas}}$  points
- Debugging use reproducible cycles

# OCL LHAPDF



- LHAPDF 5.8.5
- Sub-set CTEQ65d (used by a reference code L. Bianchini)
- Fortran → C99 (OpenCL)
  - Deals with *global* variables
  - Starting index of arrays (1 → 0)
- Validated numerically independently from MEM code with a large spectrum of parameters ( $Q$ ,  $x$ , partons)

LHAPDF C++ 6.x.x ... not the priority & not a “technological wall”

# MadGraph

## Features required

*Extend MadGraph5\_aMC@NLO to generate C99/OCL code (standalone\_ocl)*

### **Requirements** (mandatory)

- Context Standard Model (SM)
- No *complex* type, no operators (present in CUDA)
- No *static* variable (make no sense in OCL)
- Kernel key-word extension: `__kernel`, `__global`, ...

### **Features to facilitate OCL MG integration**

- MG5 C++ classes → C99-struct
- One class (or struct) by (sub)process is not tractable → (sub)process array(s)  
Ex: `Process_uu_h_uu.method()` → `process[uu_h_uu]`  
Solves the copies host/devices pb
- One source file to check all processes (`check_sa_ocl_all.cc`)

Not a MadGraph specialist → maybe there are better ways to generate OCL code

# MadGraph

## OCL code generation

### Universal FeynRules Output (UFO)

#### models/sm:

- couplings.py (generated by Mathematica)

```
GC_81 = Coupling(
    name = 'GC_81',
    value = 'ee**2*complex(0,1)*vev
            + (cw**2*ee**2*complex(0,1)*vev)
              / (2.*sw**2)
            + (ee**2*complex(0,1)*sw**2*vev)
              / (2.*cw**2)',
    value_fct = 'Cmplx( 0, ee*ee*vev
                    + (cw*cw*ee*ee*vev) / (2.*sw*sw)
                    + (ee*ee*sw*sw*vev) / (2.*cw*cw) )',
    order = {'QED':1} )
```

- object\_library.py: `value_fct` propagation:  
class Parameter( UFOBaseClass )  
class Coupling( UFOBaseClass )

### ALOHA

Automatic Language-independent Output of Helicity Amplitudes  
*Generate code for amplitude computations from UFO (based on HELAS)*

- `aloha/aloha_writers.py`
  - class WriteALOHA: reinterpret expression tree (complex)
    - variable type : double or complex  
typeOfVariable = {'F':'c', 'V':'c', 'T':'c', 'S':'c', 'M':'d', 'W':'d', 'P':'d'}
    - isComplex( expression ) for variables and simple expressions
    - getFunctionName( self, arg1, arg2, cmplx1, cmplx2, op ):
      - a + b → a + b
      - z1 + z2 → CmplxAdd( z1, z2)
      - a + z → CmplxAdd\_dble( z, a )
    - write\_MultVariable method, write\_obj\_Add, write\_MultContainer
    - propagate type: ex d, d → d; c, d → c; ...  
call GetFunctionName()
  - New class ALOHAWriterForOCL(WriteALOHA)
- `aloha/template_files`
  - replace complex operator (iostv)xxxx.c with function syntax (HELAS):  
ixxxx.c oxxxx.c sxxxx.c txxxx.c vxxxx.c  
xxxxx\_c.h (global header)

### HELAS unchanged

*HELicity Amplitude Subroutine library.*

# MadGraph

## OCL code generation

### MadGraph

- `madgraph/interface/madgraph_interface.py`:  
class `MadGraphCmd.export()`  
*Deals with new max variables for ninitial, nprocesses, nexternal, ncomb, namplitudes, nwavefuncs, ncolors → memory allocation.*
- `madgraph/iolib/ufo_expression_parsers.py`  
class `UFOExpressionParserOCL(UFOExpressionParser)`  
*Parser for UFO algebraic expressions → OCL code*
- `madgraph/iolib/helas_call_writers.py`  
class `OCLUFOHelasCallWriter(UFOHelasCallWriter)`  
*Generate the code to compute Helicity Amplitudes (based on HELAS)*
- `madgraph/iolib/file_writers.py`  
class `OCLWriter(FileWriter)`:  
*Format OCL code, keeps track of brackets, spaces, indentation and splitting of long lines*
- `madgraph/iolib/export_ocl.py`  
*Organize the code generation of the (sub)processes (dir, make, files, template files)*
- `madgraph/iolib/template_files/OCLLibrary`  
*External OCL libraries (GSL complex, gslmath, ..., read\_slha\_c.cc)*

### • `madgraph/iolib/template_files`

#### *Template files*

→ All subprocesses:

`ocl_allprocess_head_h.inc`, `ocl_allprocess_h.inc`,  
`ocl_allprocess_tail_h.inc`, `ocl_allprocess_head_c.inc`,  
`ocl_allprocess_c.inc`, `ocl_allprocess_fct_declaration.inc`,  
`ocl_allprocess_function_definitions.inc`

→ Single subprocess:

`ocl_process_h.inc` `ocl_process_c.inc`  
`ocl_process_matrix.inc` `ocl_process_class.inc` (C struct)  
`ocl_process_sigmaKin_function.inc`  
`ocl_process_function_definitions.inc`  
`ocl_process_wavefunctions.inc` `ocl_hel_amps_c.inc`  
`ocl_hel_amps_h.inc` `ocl_model_parameters_c.inc`  
`ocl_model_parameters_h.inc`

→ Stand alone check

- Single subprocess: `check_sa_ocl.cc`
- All subprocesses: `ocl_check_all_head_c.inc`  
`ocl_check_all_c.inc`, `ocl_check_all_tail_c.inc`

→ Make files:

- Single subprocess: `Makefile_sa_ocl_src`,  
`Makefile_sa_ocl_sp`
- All subprocesses: `Makefile_sa_ocl_All`

# MadGraph (4)

## Code generation - Amplitudes

### HelAmps\_sm.cc

```
void FFV3_3( complex<dbble> F1[],
             complex<dbble> F2[], complex<dbble> COUP,
             double M3, double W3, complex<dbble> V3[] ) {

    complex<dbble> cI=complex<double>(0.,1.);
    complex<dbble> TMP2, TMP0, denom;
    double P3[4], OM3;
    ...

    TMP0 = (F1[2] * (F2[4] * (P3[0] + P3[3])
                + F2[5] * (P3[1] + cI * (P3[2])))
            + ... );
    TMP2 = ...
    denom = ...
    V3[2] = ...
    V3[4] = denom * - 2. * cI * (
        OM3 * 1./2. * P3[2] * (
            + 2. * (TMP2) - TMP0) + (
            - 1./2. * cI * (F2[5] * F1[2])
            + 1./2. * cI * (F2[4] * F1[3])
            - cI * (F2[3] * F1[4])
            + cI * (F2[2] * F1[5])
        ));
    V3[5] = ...
}
```

### HelAmps\_sm.c (OCL)

```
void FFV3_3( complex_t F1[], complex_t F2[], complex_t
             COUP, double M3, double W3, complex_t V3[] ) {

    complex_t cI = {0., 1.}, cCI = {0., -1.};
    complex_t TMP2, TMP0, denom;
    double P3[4], OM3;
    ...

    TMP0 = CmplxAdd(
        CmplxMul(F1[2],CmplxAdd( CmplxMul_double( F2[4],
            (P3[0]) + (P3[3])), CmplxMul(F2[5],
            CmplxAdd_double( CmplxMul_double( cI, P3[2]),
            P3[1])))),
        ... );
    TMP2 = ...
    denom = ...
    V3[2] = ...
    V3[4] = CmplxMul(denom,CmplxMul(CmplxAdd(
        CmplxMul_double(CmplxMul_double(CmplxAdd(
            CmplxMul_double(TMP0, -1.), CmplxMul_double(TMP2, 2.)),
            (P3[2])*(1./2.)),OM3),CmplxAdd(CmplxAdd(CmplxAdd(
            CmplxMul(CmplxMul(F2[5],Cmplx(0, -1./2.)), F1[2]),
            CmplxMul(CmplxMul(F2[4],Cmplx(0, 1./2.)), F1[3])),
            CmplxMul(CmplxMul(F2[3], cCI), F1[4])),
            CmplxMul(CmplxMul(F2[2], cI ), F1[5])))),
            Cmplx(0,-2.)));
    V3[5] = ...
}
```

# MadGraph

## Example: Check All

```
...
#include "OCLProcess.h"

const char * CardName = ".../param_card.dat";
OCLProcess_t oclProcess[ NbrOfProcesses ];
double oclME[ MaxNProcesses ];

int main(int argc, char * * argv) {
    // Get phase space point
    momentum_t p[6];
    # include "input.h"


    // uu → h → uu Tau+ Tau-
    OCLProcess_initProc_uu_h_uutamtap(
        &oclProcess[ uu_h_uutamtap ], CardName );
    OCLProcess_getME_uu_h_uutamtap(
        &oclProcess[ uu_h_uutamtap ], p,
        oclME );
    // Display
    for( i = 0; i < nprocesses_uu_h_uutamtap; i++){
        cout << "OCL ME= " << ... << oclME[i] << ...
            << -(2*nexternal_uu_h_uutamtap - 8) << ...
    }

    // ud → h → ud Tau+ Tau-
    ...
}
```

- **NbrOfProcesses** handle array of (sub)processes
- **MaxNProcesses** (permutations) all to allocate an array for all processes
- **uu\_h\_uutamtap** identifier for all the processes
- **nprocesses\_uu\_h\_uutamtap** identifier for all the (sub)processes
- No need to handle **Parameters\_sm\_t** variable
- More generic functions :  
OCLProcess\_initProc()  
OCLProcess\_getME()

# MadGraph

## Integration in MEM




- Initialization with C++ library
- One struct per MG subprocesses
- Copies in C99 struct
- MadGraph\_t struct simplify the copies to OCL devices

### Numerical validation

- Check All
- Possibility to reproduce Thomas checks to reduce # of subprocesses
- Global validation (see later)

# Device Dispatcher



- Dispatch events to different device queues:
  - 1 queue per accelerator
  - 1 queue per core (fine load-balancing)
- No copy host-device between  $k_i$  &  $k_{i+1}$  kernels
- Kernels, copy launched asynchronously

Asynchronous mechanisms are mandatory to manage several devices

Minimization of synchronization points & and tuning the # of cores

# OCL Integrand

## ROOT algebra & ME Implementation

**C++**

**OCL kernel (C99)**

```
double MGIntegration::evalME(const double* x) {
...
// Building frames
TVector3 e_lep = Lep3P.Unit();
...
// 1st frame (e_lep, e_x, e_y)
TVector3 taulep = P_TLep * e_lep;
double E_TLep = Sqrt( P_TLep*P_TLep + Physics::mTau2 );
TLzVector TLep4P(taulep, E_TLep);
...
double P_THad = getPTHad( m_TauTau_2, P_TLep, ... );
double cosThTLepPi = TMath::Cos( taulep.Angle(e_pi) );
...
TVector3 tauhad = P_THad * (alpha*e_tau + beta*e_pi
                           + gamma*e_yy);
...
// Get the total reconstructed 4-momentum (5 terms)
rho4P = evMET4P_+ evHadSys4P_+ evLep4P_+ ...
...
// JET, MET, ... Transfer functions
...
}
```

```
double evalME( double *x, size_t dim, __global void *ptr ) {
// evLep4P, EvHadSys4P evJet1_4P evJet2_4P, evRecoMET4P
LzVector_t evLep4P = LzVector_constr_global(
                        &ev->evLep4P );
...
// Building frames
Vector3_t e_lep = Vector3_unit( &Lep3P );
...
// 1st ref. sys. (e_lep, e_x, e_y)
Vector3_t taulep = Vector3_mult_double( &e_lep, P_TauLep);
double E_TauLep = sqrt(P_TauLep*P_TauLep +Physics_mTau2);
LzVector_t TauLep4P = LzVector_constr( &taulep, E_TauLep);
...
double P_THad = getPTHad( m_TauTau_2, P_TauLep, ... );
double cosThTauLepPi = cos( Vector3_angle(&taulep, &e_pi));
...
double a = alpha*P_THad, b = beta *P_THad, c = gamma ...
Vector3_t tauhad = Vector3_sum_3Vector3(a, &e_tau, b,
                                       &e_pi, c, &e_yy);
...
// Get the total reconstructed 4-momentum
rho4P = LzVector_sum_5( ... );
...
// JET Transfer functions More efficient, no histogram built
...
}
```

Class  
Method

Fct overload

Building leptonic  
Tau 4-momentum

Building hadronic  
Tau 4-momentum

Final State  
Quarks

Transfer fcts,  
weighted ME

Not big changes, but how to maintain two versions ?

# Numerical validations


## *Sequential & parallel implementations*

- Numerical validation of the different components (separately): LHAPDF, VEGAS, MadGraph
- Entire computation: VEGAS ↔ Regular Grid

## *Specific for parallel implementation*

- Reproducibility: set the same RNG sequence (to be done for OCL)
- RNG ← 2-points cycle (OCL)
- VEGAS ↔ Regular Grid

Large spectrum of numerical checks



# HPC implementation

## Performance

- Different kind of hardware tested, including CPUs
- Conclusion – Performance synthesis

# Performance CPUs

25 000 lines of kernel code compiled for K20  
GPGPU and/or Xeon Phi

- Benchmark (1 ME alone) • Performance on CPUs

uu → h → uu tau tau

- Hardware: 2 x E5-2650  
16 cores, with AVX (4  
doubles)
- Reference: exec. time on  
1 core, for 1 event  
(s/event)

	GSL 1 core	MPI 16 cores	OCL 16 cores
Time/ev (s)	24.7	1.69	0.53
Speed-up	1	14.6	46.6

x 3.2

The important speedup comes from Intel OpenCL  
implementation which takes advantage of CPU  
vectorization features (AVX)

# Performance

## NVidia K20

- Performance on NVidia K20 – reference on **1-core**

	GSL 1-core	OCL 16-cores	OCL 1 x K20	2 x MPI/OCL 2 x K20	2 x MPI/OCL 2 x K20 + 16 c
Time/ev (s)	24.7	0.53	0.32	0.18	0.16
Speed-up	1	46.6	77.1	140.5	155.0

- Performance on NVidia K20 – reference on **1-node**

	MPI 16-cores	OCL 16-cores	OCL 1 x K20	2 x MPI/OCL 2 x K20	2 x MPI/OCL 2 x K20 + 16 c
Time/ev (s)	1.69	0.53	0.32	0.18	0.16
Speed-up	1	3.19	5.28	9.61	10.60

CHEP 2015 “Matrix Element Method for High Performance Computing platforms”  
13-17 April, Okinawa

# Performance Intel Xeon Phi

- Reference on 1-core

	GSL 1-core	OCL 16-cores	OCL 1 x Phi	OCL 2 x Phi	OCL 2 x Phi + 16 c
Time/ev (s)	24.7	0,53	1,31	0,63	0,33
Speed-up	1	46,6	18,9	38,9	74,2

- Reference on 1-node

	MPI 16- cores	OCL 16-cores	OCL 1 x Phi	OCL 2 x Phi	OCL 2 x Phi + 16 c
Time/ev (s)	1.69	0.53	1.31	0.63	0.33
Speed-up	1	3.19	1.29	2.66	<b>5.08</b>


CHEP 2015 “Matrix Element Method for High Performance Computing platforms”  
13-17 April, Okinawa

# Performance Conclusion

- 1 MG subprocess is a representative sample
- Our objective:  
1 node → 1 node +  
2xK20s (2013  
hardware) will  
accelerate by 10
- Probably more ... to  
optimize

## **Cost study:**

- Reference year for price & hardware performance: 2013
- For the same price  
20 MPI nodes (160 k€)  
replaced by  
11 nodes + 22 K20s  
And ...  
... we should have results 5.5  
time faster  
... reduce cost of the energy  
supply (cooling)



# HPC implementation

## Conclusion

## Future plan / Perspectives

- Short term tasks
- Investigate technologies:  
high level descriptions & performing  
automatic operations
- Final conclusion

# Planned Tasks

## Short term

### Short term (Q4 2015)

- Deliver a MPI-OCL MEM benchmark to “evaluate new HPC architectures” (IBM/NVidia, Intel/KNL). A GENCI\* project
- Finish the GPU implementation of  $H\tau\tau$  channel. Adding background hypothesis (DY) Should be fast.
- Adding W+jets background
- Integrating in CMSSW (sequential in a first time)
- Refactoring: OCL dispatcher, ...
- Automatic tests with  $\neq$  configurations

### Short term (Q1 2016)

- Validation: production on GPUs (VBF/DY). Compare with MPI MEM results.
- $t\bar{t}H(\rightarrow\tau\tau)$  Analysis on GPU
- Run 2 (only I/O)
- Workload optimization (double MPI msg buffers)

### Short term (Q2 2016)

\***GENCI**: National Agency with drive HPC investments in France ( $\rightarrow$  Europe HPC agency) <http://www.genci.fr>

# High-priority Investigations (1)

## MEM prod. on GPUs (GridCL)

- $H\tau\tau \rightarrow$  OCL/GPUs
- $t\bar{t}H(\rightarrow\tau\tau) \rightarrow$  OCL/GPUs

## CMSSW MEM

- Integrate MEM in CMSSW: sequential (// MPI, OCL on CPU, OCL on GPU)

## High dimension integrals

- Computation of  $\sigma_{\text{tot}}$  ( $H\tau\tau$  dimension  $\sim 10$ )  $\rightarrow$  distribution of the integral on several devices, MPI nodes

## MEM factory

Exploding combinatorics with :

- SA Sequential, //, OCL, OCL+MPI
- Provide modules for CMSSW, CMSSW+MPI+....
- Run 1, Run 2, ..., MC
- Hypothesis (backgrounds) to test
- MadGraph code generation
- Integration mode Regular Grid, VEGAS, ...
- Automatic checks  
 $\rightarrow$  aims to do a Factory to generate different kind of configurations

# High-priority Investigations (2)

## Towards Domain Specific Language (DSL)

- Recent talks on DSL:
  - French Conference on HPC (ORAP): lot of DSL experiments on super-computers
  - DataScience@LHC: talks on code generation, DSL for MEM (and NN)
- Pb 1: part of the code is cumbersome to write & very error prone (time lost to debug)
- Pb 2: have to manage several implementations of MEM: OCL, C++ ... dangerous
- Pb 3: bad extensibility
- Idea: having a more abstract description of the ME computations with a specific language
- MadGraph is or is closed to have a DSL (UFO+ALOHA)
- First, reuse the MadGraph mechanisms (Python) to generate “error prone part of MEM” ... then extend it

```
//@ define OCLProcess_getME getME
//@ define matrix_elements Mes

// uu->uuH, cc->ccH, ubarubar->ubarubarH, cbarcbar->cbarcbarH
getME_uu_h_uutamtap( &process[uu_h_uutamtap], p0, MEs );
pdf_sum = fu0*fu1+fc0*fc1+fubar0*fubar1+fubar0*fubar1+fubar0*fubar1;
ME2 += pdf_sum * matrix_elements[0];

// ud->udH, cs->csH, ubardbar->ubardbarH, cbarsbar->cbarsbarH
pdf_sum = fu0*fd1+fc0*fs1+fubar0*fdbar1+fubar0*fdbar1+fubar0*fdbar1;
getME_ud_h_udtamtap(&process[ud_h_udtamtap], p0, MEs );
ME2 += pdf_sum * MEs[0];
//
getME_ud_h_udtamtap( &process[ud_h_udtamtap], p1, MEs );
pdf_sum = fu1*fd0+fc1*fs0+fubar1*fdbar0+fubar1*fdbar0+fubar1*fdbar0;
ME2 += pdf_sum * MEs[0];
//
getME_ud_h_udtamtap( &process[ud_h_udtamtap], p2, MEs );
pdf_sum = fu0*fd1+fc0*fs1+fubar0*fdbar1+fubar0*fdbar1+fubar0*fdbar1;
ME2 += pdf_sum * MEs[0];
//
getME_ud_h_udtamtap( &process[ud_h_udtamtap], p3, MEs );
pdf_sum = fu1*fd0+fc1*fs0+fubar1*fdbar0+fubar1*fdbar0+fubar1*fdbar0;
ME2 += pdf_sum*MEs[0];

// uc->ucH, ubarcbar->ubarcbarH
...
```


62 calls to OCLProcess\_getMExytamtap (permutations) - 17 subprocesses involved for VBF

# Conclusion

- MPI MEM producing analysis results for  $H\tau\tau$  channel
- Improving the  $H\tau\tau$  analysis by adding  $W$ +jets background
- Starting  $t\bar{t}H(\rightarrow\tau\tau)$  analysis
- MEM analysis for Run 2 will require huge computing power
- Close to satisfy this request with OCL-MPI-MEM code
- OCL investment will be used for other projects

# Thanks

- MEM Workshop organizers
- MEM-CMS (LLR) team:
  - MEM Hττ: F. Beaudette, O. Davignon & L. Mastrolorenzo
  - MEM ttH: P. Paganini & T. Strebler



- IT Team: D. Chamont
- P2IO Funds for the GridCL platform

